Difference between revisions of "Main Page"
		
		
		
		
		
		Jump to navigation
		Jump to search
		
				
		
		
	
 (add a bunch more placeholder links)  | 
				 (Use the new Box template)  | 
				||
| Line 9: | Line 9: | ||
{| style="width: 100%;" |  | {| style="width: 100%;" |  | ||
| style="vertical-align: top;" |  | | style="vertical-align: top;" |  | ||
{{Box|title=Major components and concepts|  | |||
* [[Instruction Set Architecture]]  | * [[Instruction Set Architecture]]  | ||
* [[Control unit]]  | * [[Control unit]]  | ||
| Line 28: | Line 28: | ||
** [[VGA video]]  | ** [[VGA video]]  | ||
** [[USB]]  | ** [[USB]]  | ||
}}  | |||
{{Box|title=Software|  | |||
* [[Writing an assembler]]  | * [[Writing an assembler]]  | ||
* [[Writing an emulator]]  | * [[Writing an emulator]]  | ||
}}  | |||
{{Box|title=Advanced instruction set|  | |||
* [[Interrupts and exceptions]]  | * [[Interrupts and exceptions]]  | ||
* [[Virtual memory]]  | * [[Virtual memory]]  | ||
* [[Memory protection]]  | * [[Memory protection]]  | ||
}}  | |||
{{Box|title=Performance optimizations|  | |||
* [[Prefetching]]  | * [[Prefetching]]  | ||
* [[Branch prediction]]  | * [[Branch prediction]]  | ||
| Line 50: | Line 47: | ||
* [[Out-of-order execution]]  | * [[Out-of-order execution]]  | ||
* [[Register renaming]]  | * [[Register renaming]]  | ||
}}  | |||
| style="vertical-align: top; padding-left: 10px;" |  | | style="vertical-align: top; padding-left: 10px;" |  | ||
{{Box|title=Implementation technology|  | |||
* [[Intro to binary logic]]  | * [[Intro to binary logic]]  | ||
** [[Logic simulators]]  | ** [[Logic simulators]]  | ||
| Line 63: | Line 59: | ||
** [[Relay logic]]  | ** [[Relay logic]]  | ||
* [[Exotic logic families]]  | * [[Exotic logic families]]  | ||
}}  | |||
{{Box|title=CPU projects|  | |||
* [https://www.bigmessowires.com/bmow1/ Big Mess of Wires]  | * [https://www.bigmessowires.com/bmow1/ Big Mess of Wires]  | ||
* [http://www.homebrewcpu.com/ Magic-1]  | * [http://www.homebrewcpu.com/ Magic-1]  | ||
| Line 73: | Line 68: | ||
* [https://relaycomputer.co.uk/pages/overview.html Paul Law's relay computer]  | * [https://relaycomputer.co.uk/pages/overview.html Paul Law's relay computer]  | ||
* [http://zipcpu.com/about/zipcpu.html ZipCPU]  | * [http://zipcpu.com/about/zipcpu.html ZipCPU]  | ||
}}  | |||
|}  | |}  | ||
Revision as of 18:56, 5 July 2021
| 
 Homebrew CPU Wiki This main page is mostly a placeholder for now.  | 
| 
 Major components and concepts 
 Software 
 Advanced instruction set 
 Performance optimizations 
  | 
 Implementation technology 
 
  |