Hardware Description Language

From CPUdev wiki
Jump to navigation Jump to search

A hardware description language, or HDL, is a tool to describe the behavior of electronic circuits.

While intended for simulation, most (all?) HDLs are also usable to synthesize physical circuits. However, beware some languages support constructs that cannot actually be translated to a physical circuit.

The most common HDL is Verilog, followed by VHDL. Many other HDLs are translated to Verilog under the hood.

Simulation

Verilator

Synthesis

Yosys

List of HDLs

This list is incomplete. Feel free to add more entries.

Caption text
Name Simulation Synthesis Allows non-synthesizable constructs
Calyx ? ? ?
Chisel ? ? ?
Clash ? ? ?
MyHDL ? ? ?
RustHDL Yes Yes ?
SpinalHDL Yes Yes ?

See also

External references